rdelaage/citra
1
0
Fork 0
mirror of https://github.com/citra-mirror/citra.git synced 2024-07-15 10:01:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #935 from lioncash/smlaw

Browse Source 
arm_dyncom_interpreter: Simplify assignment in SMLAW
This commit is contained in:
Yuri Kunde Schlesner 2015-07-16 19:15:33 -07:00
commit 8932b23dcc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/core/arm/dyncom/arm_dyncom_interpreter.cpp
View File

@ -5695,7 +5695,7 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
const s16 operand2 = (high) ? ((rm_val >> 16) & 0xFFFF) : (rm_val & 0xFFFF);
const s64 result = (s64)(s32)rn_val * (s64)(s32)operand2 + ((s64)(s32)ra_val << 16);
RD = (result & (0xFFFFFFFFFFFFFFFFLL >> 15)) >> 16;
RD = BITS(result, 16, 47);
if ((result >> 16) != (s32)RD)
cpu->Cpsr |= (1 << 27);